Abstract-A two-phase buck converter with optimum phase selection for low power applications is presented in this paper. The two-phase converter has a baby-buck phase optimized for light load and a heavy-load phase optimized for heavy load. The phase selector selects an appropriate phase depending on the load current to improve the efficiency. The two phases adopt pulse frequency modulation with constant on-time valley current mode control, in which the baby-buck phase operates mostly in discontinuous conduction mode (DCM) to increase light load efficiency while the heavy-load phase in continuous conduction mode (CCM). The load of the proposed converter ranges from 30 mW to 1 W, with efficiency ranging from 64% to 87%, respectfully. The baby-buck phase achieves the maximum efficiency of 81% at the load of 200 mW and the heavy-load phase 88.2% at 750 mW.
INTRODUCTION
With the rapid growth of mobile devices powered by Li-ion batteries, improving the efficiency of step down converters to power microprocessors is essential for maximizing battery life. A smart camera equipped with a motion detector continuously looks for a motion in the idle or sleep mode. Upon detection of a motion, the camera switches to the active mode and starts to record video. When the scene does not have any further motion, it returns to the sleep mode. The power dissipation of a processor for such a smart camera increases substantially from sleep mode to active mode. Such a camera is in the sleep mode for the majority of operation time for typical applications. Therefore, it is essential to increase the converter efficiency for light load, while being able to manage heavy load.
A multiphase buck converter, which shares the load equally between multiple phases, reduces the strain placed on components and is commonly used for high power applications such as laptop voltage regulators [1] . Addition of a dedicated baby-buck converter to a multiphase buck converter is proposed to improve the light load efficiency [2] . The babybuck converter is always active, while an appropriate number of phases is selected dynamically depending on the load current. Constant frequency control is adopted for the babybuck converter, which makes the approach inefficient for very light-load such as for the sleep mode of smart cameras [2] .
We present a two-phase buck converter with a baby-buck phase, which intends to improve efficiency under light load or in the sleep mode of microprocessors for smart cameras. The converter selects a phase, baby-buck or heavy-load, depending on the load current. It improves the previous multiphase buck converter proposed in [2] to become more efficient for low power applications. The power stage for each phase is optimized for a specific load range. The baby-buck phase implements the constant on-time (COT) valley current mode control combined with discontinuous conduction mode (DCM) to lower switching frequency and hence improve very light load efficiency. The heavy-load phase also adopts the COT control, but operates in CCM due to larger inductor average current resulting from higher load.
The organization of the paper is as follows. Section II discusses design requirements and existing methods for a relevant multiphase DC/DC converter. Section III describes the proposed two-phase buck converter and its prototype, the control scheme, and selection of components to optimize each power stage. Section IV presents measurement results on the efficiency, loss breakdown, and load transient response of the prototype converter. Section V concludes the paper.
II. PRELIMINARIES

A. Design Requirement and Pulse Frequency Modulation
Our target smart camera system is powered by a Li-ion battery or four alkaline batteries in series. A microprocessor, powered by 1.2 V, dissipates power in the range from 30 mW to 1 W. Therefore, the proposed step-down converter should operate with the input voltage from 3.5 to 6.0 V and regulate the output voltage to 1.2 V. The output ripple voltage must be within the processor input specification of 30 mV, with a load transient requirement of 60 mV.
The main design objective of the proposed converter is to prolong battery life through high efficiency, especially for light load, as the processor is mostly in the sleep mode. A single-phase buck converter with the pulse frequency modulation (PFM) is commonly used to increase light load efficiency [3] . PFM reduces the switching frequency proportional to the load current, thus lowering switching and gate driving loss, which increases the efficiency under light load. The proposed converter adopts PFM, in which the babybuck phase operates mostly in DCM, allowing the switching frequency to be reduced as needed.
B. Existing Mullti-phase Converter with a Baby-buck
Wei proposed a four-phase converter with a baby-buck phase, which dynamically selects an optimal number of phases (ONP) for the load, while the baby-buck is always active [2] .
For heavy load, the baby-buck phase is active with a current limiting function, while other phases share the remaining current. Losses from the controllers of multiple active phases are relatively small in comparison to load power for high power applications. However, efficiency can suffer with this approach for low-power applications, where load power is not as dominant. In [2] , the number of active phases reduces with decrease of load current, i.e. phase shedding or ONP control. Upon light load of less than 3.6 W, only the baby-buck is active, and all other phases are shut down. This concept is introduced to further improve very light load efficiency, by utilizing a converter designed specifically for the very light load range [2] .
Wei's converter in [2] adopts constant frequency control of 1 MHz and operates in CCM. For light load condition under CCM, unnecessary loss results from the reverse conduction of the inductor current. The constant frequency control with CCM makes the converter ineffective for very light load. The proposed converter intends to address the limitation through adoption of a two-phase converter consisting of a baby-buck phase implementing PFM with DCM and a heavy-load phase. Also, the proposed converter adopts optimum phase selection (OPS) instead of ONP control, which selects between phases based on load current. When one phase is active, the opposing phases is shut down to eliminate their losses.
III. PROPOSED TWO-PHASE BUCK CONVERTER
This section describes the proposed two-phase buck converter with COT control. Only the baby-buck phase is active during light load, which intends to improve efficiency of smart cameras in the sleep mode. The heavy-load phase is optimized for large power consumption during active mode of smart cameras. Adoption of two asymmetric phases, along with OPS, intends to maintain high efficiency throughout the entire load range.
A. Two Phase Converter
The power stage of the proposed two-phase converter is shown in Fig. 1 , where output capacitance is shared between the two phases. The baby-buck phase is designed to handle small loads ranging from 30 mW to 200 mW, while the heavyload phase from 200 mW to 1 W. Using OPS control, only one phase is active at a time for the proposed converter. Both the baby-buck and heavy-load phases adopt PFM with COT valley current mode control. The baby-buck operates mostly in DCM, while the heavy-load phase operates in CCM. Fig. 2 . shows waveforms of the two inductor currents and the gate control signals. During light load, the inductor L1 current of the baby-buck phase reaches zero at some point to operate in DCM. Then, both D1 and D1' gate control signals are low to turn off both the top and bottom switches. The top gate signal D1 is on for a fixed period while the off-time is modulated; hence COT control. Under heavy load, the inductor L2 current of the heavy-load phase always stays above zero to operate in CCM. Since DCM enables for the converter to reach low average current without reverse conduction, it achieves higher efficiency for light load.
B. Contoller Circuit i) Switch Control
A block diagram of the proposed two-phase buck converter is shown in Fig. 3 . The two-phase converter mainly consists of three blocks. The first block is the power stage of each phase, which is optimized for high efficiency for its specific load range. Second, the COT valley current mode controller for each phase uses the inductor current and output voltage information and generates the gate control signals for the power stage MOSFETs. The third block performs optimum phase selection, which senses the load current to activate an appropriate phase. The phase selection block manipulates the gate signals to turn on one phase and shut down the other one. The controller of the proposed two-phase converter is implemented with off-the-shelf components and shown in Fig. 4 . It consists of two COT valley current mode controllers (LTC3833), a current sensor for the phase selection (LT6105), two gate drivers (LM5113), and associated comparators and logic gates. The top COT controller generates control signals for the baby-buck phase. Suppose that the baby-buck phase is selected and hence the top controller is active. The controller senses the associated inductor current V L1 using DCR current sensing and the output voltage V out . (Refer to Fig. 1 .) When the output error voltage reaches a preset reference value, the COT controller is triggered and generates a fixed width pulse (constant ON-time) D1 followed by a pulse D1'. The inductor current discharges (to zero in DCM) while D1' is high, and the output capacitance provides energy to the load. The controller uses the sensed inductor current to turn off the bottom gate when the inductor current falls to zero, causing both MOSFETs to be turned off. As the output capacitor dissipates its energy, the output voltage drops, causing the error voltage, compensator output voltage, to increase. The error voltage increases until it matches the sensed inductor current, generating the next switching cycle with a constant on-pulse. The gate driver (LT5113) generates the actual driving signals, D1 and D1', for the two MOSFETs in Fig. 1 . Since the source of the top MOSFET of the converter is not grounded, the voltage level of D1 signal is shifted.
The bottom COT controller is responsible for generation of control signals for the heavy-load phase, which operates in CCM due to large load current. Suppose that the heavy-load phase is selected and the bottom controller is active. Under CCM operation, the inductor current discharges during D2' (bottom FET on) until it reaches the rising error voltage. When the inductor current touches the valley current threshold set by compensator design, the controller generates a fixed width pulse D2 followed by a pulse D2' and starts a new switching cycle. Note that the top MOSFET signal D2 is the complement of the bottom MOSFET signal D2' in CCM.
The advantage of the proposed controller is that both the baby-buck and heavy-load phases adopt the identical control circuit simplifying the design. The appropriate operation mode, CCM versus DCM, is selected based on the load current. is generated from a 1.182 V bandgap reference built into the comparator (LT1440) and a voltage divider. If the load current is smaller than the reference current, the baby-buck phase is selected, while the heavy-load phase is turned off. Specifically, the control signals, D2 and D2', for the heavy-load phase are blocked by the AND gates. In addition, the COT controller for the heavy-load phase enters the low power sleep mode via the RUN pin, and the gate driver is shut down by cutting off the supply voltage. This eliminates unnecessary losses associated with the heavy-load phase. The shut-down operation of the baby-buck phase is the same when the heavy-load phase is selected.
Like the controller, the major design objective for the phase selector is low power dissipation. To reduce the power dissipation, a small sense resistor (22 mΩ) and a high gain current sense amplifier (LT6105) are used. Also, a relatively slow comparator (LT1440) is used for the controller at the cost of slow transition speed, which is not an issue for the target application.
During a transition from the baby-buck phase to the heavyload phase, it takes time for the inductor of the heavy-load phase to charge from zero to full load current. So, the transition should not occur instantly to avoid an undershoot voltage. A small RC delay is inserted for the phase selector in Fig. 4 , which ensures an overlap of both phases for a load step-up transition. So the load current is supplied by both the babybuck and the heavy-load phases during the overlapping period. However, such a delay is unnecessary during a load step-down transition, as the inductor current to charge for the baby-buck phase is small. The comparator output in Fig. 4 changes from 1 to 0 for a load step-up transition. The 1 to 0 transition at the comparator output is delayed by the RC low-pass filter, allowing the overlap to occur. However, such a delay is unnecessary during a load step-down transition, as the inductor current to charge for the baby-buck phase is small. The comparator output changes from 0 to 1 for a load step-down transition. The OR gate ensures that the baby-buck phase is activated immediately when a step-down transition occurs. Without this logic, a period of time would exist in which both phases would be deactivated. Ideal, illustrative waveforms of the two inductor currents for load step-up and step-down transitions are shown in Fig. 5 . It shows an overlap during a load step-up transition, but no overlap during a step-down transition.
C. Component Selection
The converter operates at a low switching frequency of 250 kHz under the load from 100 mW to 1W to improve overall efficiency. A low switching frequency leads to low switching loss, gate driving loss, and conduction loss, thus improving efficiency. It is essential to select a MOSFET with a low Figure of Merit (FOM), which is the product of gate charge Q g and on-resistance R dson as shown below. Note that the two parameters are traded.
A simplified loss breakdown of MOSFETs is as follows [4] .
where P cond is the conduction power loss, P gate the gate charge loss, and P sw the switching power loss.
Under a light load condition, the switching loss and the gate drive loss dominate the conduction loss for the baby-buck phase. The gate charge Q g has the biggest impact on these losses. The power stage MOSFETs for the baby-buck phase are chosen to limit these losses at the expense of higher conduction loss. Vishay MOSFETs Si1012R are chosen for the proposed design due to low gate charge of 0.75 nC. The inductor is chosen to have 50% ripple during CCM and allow the phase to enter DCM to reduce switching frequency under light load less than 100 mW. The baby-buck phase inductor is 22 μH. The output capacitance should be sufficiently large to meet the maximum output voltage ripple of 30 mV and is obtained as 40 μF through simulations and measurements. Note that the maximum voltage ripple depends on the inductance (22 μH) of the baby-buck phase and the lowest operation frequency (50 kHz) under light load as well as the output capacitance.
In contrast, the conduction loss becomes dominant for the heavy-load phase under heavy load. The gate charge is critical for the power stage MOSFETs for the heavy-load phase, but on-resistance must be kept low to prevent excessive conduction loss. TI MOSFETs CSD15571Q2 are chosen for the proposed converter due to low on-resistance of 16 m while maintaining low gate charge of 2.5 nC. The heavy-load phase inductance is set to 10 μH to ensure 50% current ripple and to operate in CCM for the entire load range of the heavyload phase. The output capacitance of 40 μF is sufficiently large to keep the voltage ripple within 30 mV. It is possible to design the heavy-load phase to enter DCM and reduce the switching frequency, but it leads to larger current ripple and hence requires a larger capacitance.
The RC delay of the phase selector is set to ten switching cycles of 40 μs, which is achieved through R d = 22 KΩ and C d = 1 nF in Fig. 4 .
IV. Experimental Results
A. Prototype
The proposed two-phase converter was prototyped with discrete off-the-shelf components, and the performance was measured using the prototype. Fig. 6 shows the prototype. The four major sections of the prototype are annotated in Fig. 6 . The baby-buck phase contains the power stage and the associated control circuit, and it is the same for the heavy-buck phase. The "Optimal Phase Selector" block in the figure indicates the phase selector. The power control block provides the circuitry to shut down each gate driver by cutting off the supply voltage. The prototype enables a user to measure power dissipation for major building blocks, which is reported in the following section. 
B. Efficiency and Loss Breakdowns
The baby-buck phase operates in the range from 30 mW to 200 mW and the heavy-load phase from 200 mw to 1 W. Fig.  7 shows efficiency of the proposed converter prototype. The efficiency of the baby-buck phase is approximately 64% at the load of 30 mW and increases steadily as the load increases. The maximum efficiency of the baby-buck converter is 81% at the maximum load of 200 mW. The efficiency of the heavyload phase achieves above 81% for its entire load range, 200 mW to 1W, with a maximum efficiency of 88.2%. The efficiency decreases as the load power decreases. The trend is expected as power consumption of the gate drivers and the controller does not scale down linearly.
The power loss of each block in the controller is investigated. Fig. 8 shows breakdown of losses for major blocks at two load conditions, one light load of 60 mW and the other one heavy load of 600 mW with corresponding efficiency of 72% and 88%, respectively. The figure indicates the major power loss is due to the controllers followed by the gate drivers. The baby-buck controller dissipates 8.6 mW (36.6%), and the gate driver dissipates 2.9 mW (12.3%) under the light load of 60 mW. So the controller and the gate driver combined take 11.5 mW or 49% in total. The controller and the gate driver for the heavy-load phase consume negligible power under the light load, as they are deactivated for the proposed converter. The phase selector block includes the load sense resistor, current sense IC, comparator, inverter, and logic gates. This block consumes a total power of 1.14 mW (4.8%) under the light load.
The heavy-load phase controller dissipates 9 mW (10.9%) under the heavy load of 600 mW, and the gate driver dissipates 9.8 mW (11.9%). So the controller and the gate driver combined take 18.8 mW (22.8%) in total under the heavy load. The controller and gate driver of the baby-buck phase dissipates negligible power under heavy load, as they are deactivated. The phase selector block has total power loss of 8.44 mW (10.2%) under the heavy load case.
C. Load Transient Performance
The transient performance between the baby-buck and heavy-load phases under load step up and down is presented in this section. Measurements are taken using an electronic load with constant current pulse mode and an oscilloscope to capture the transient waveforms. The first case is that the load is stepped down from 225 mA (270 mW) to 25 mA (30 mW) in 200 μs. This load step down incorporates the transition between the two phases, with baby-buck in DCM at 25 mA and heavy-load phase active at 225 mA. Fig. 9 shows waveforms of the relevant signals, the output voltage, load current, control signal for baby-buck phase, and control signal for heavy-load phase, in the order from top to bottom. The output voltage during the load step down has an overshoot voltage of 10 mV, which lies within specification of 60 mV. The control signals generated by the phase selection block indicate the status of the two phases, a high signal designates active and a low signal shutdown. The control signals for the both phases change simultaneously without delay, which implies no overlap in the active period of the two phases.
For the next case, the load is stepped up from 25 mA (30 mW) to 225 mA (270 mW) in 200 μs. Initially, the baby-buck phase is active and in DCM under load current of 25 mA, and then the converter makes a transition to the heavy-load phase. Fig. 10 shows waveforms of the relevant signals, the output voltage, load current, control signal for baby-buck phase, and control signal for heavy-load phase, in the order from top to bottom. The output voltage during the load step up has an overshoot voltage of approximately 60 mV, followed by an undershoot voltage of 10 mV. An overshoot is due to turn-on of the heavy-load phase, while the baby-buck phase has mostly assumed the load current. The baby-buck control loop increases its average inductor current at a similar rate to the load step up. When the heavy-load phase engages, an inrush current is provided to the load resulting in an overshoot voltage. This phenomenon is apparent as the load step up in 200 s is relatively slow, and it would be less apparent for a faster step up of the load. The equipment used for our measurement cannot perform a faster load step up or down. Fig. 11 shows the efficiency of a comparable off-the-shelf a synchronous buck converter LTC3809 of Linear Technology. LTC3809 requires external power stage MOSFETs, an inductor, and an output capacitor. LTC3809 is designed for low power converters, with a maximum load of 5 A and quiescent current of 0.35 mA, which contributes higher light-load efficiency for LTC3809 [6] . It is difficult to make a fair comparison between LTC3809 and the proposed one due to different target power ranges and features, and hence the comparison should be used judiciously.
D. Comparision with an Off-the-shelf Converter
For the same power conversion of 5 V to 1.2 V, the proposed converter is slightly more efficient than LTC3809 for the load range of from 400 mW to 700 mW. However. LTC3809 achieves higher efficiency for most other load range than the proposed converter. For example, the proposed converter achieves 64% efficiency under light load of 60 mW, while LTC3809 achieves 83%. It is due to the fact that as power consumption of the gate drivers and the controller does not scale down linearly for the proposed converter. It suggests that the proposed converter can be optimized to higher efficiency for light load through a custom integrated circuit.
V. CONCLUSION A two-phase buck converter with the major design objective of the high light-load efficiency is presented in this paper. The two-phase converter has a baby-buck phase optimized for light load and a heavy-load phase optimized for heavy load. The phase selector selects an appropriate phase dependent on the load to improve the overall efficiency. The two phases adopt pulse frequency modulation with COT valley current mode control, in which the baby-buck phase operates mostly in DCM to increase light load efficiency while the heavy-load phase operates in CCM.
The proposed converter was prototyped with discrete offthe-shelf components, and the efficiency was measured with the prototype. The load of the proposed converter ranges from 30 mW to 1 W, and the baby-buck phase achieves the maximum efficiency of 82% at the load of 200 mW and the heavy-load phase 88.2% at 750 mW. The output voltage ripple of the prototype remains within the specification of maximum 30 mV at very light load. Noting the off-the-shelf chips used for the prototype are intended for high power applications, the efficiency can be improved further through customized ICs. Integrating the control scheme into a single chip that includes the MOSFETs, gate drivers, digital chips, and COT controller, will result in far less loss. This specific low-power application requires integrated MOSFETs to further optimize the power stage for light load. This is open for future research.
